Conference paper
Architecture Synthesis for Cost-Constrained Fault-Tolerant Flow-based Biochips
Technical University of Denmark1
Copenhagen Center for Health Technology, Centers, Technical University of Denmark2
Department of Applied Mathematics and Computer Science, Technical University of Denmark3
Embedded Systems Engineering, Department of Applied Mathematics and Computer Science, Technical University of Denmark4
In this paper, we are interested in the synthesis of fault-tolerant architectures for flow-based microfluidic biochips, which use microvalves and channels to run biochemical applications. The growth rate of device integration in flow-based microfluidic biochips is scaling faster than Moore's law. This increase in fabrication complexity has led to an increase in defect rates during the manufacturing, thereby motivating the need to improve the yield, by designing these biochips such that they are fault tolerant.
We propose an approach based on a Greedy Randomized Adaptive Search Procedure (GRASP) for the synthesis of fault-tolerant biochip architectures. Our approach optimizes the introduction of redundancy within a given unit cost budget, such that, the biochemical application can successfully complete its execution within its deadline, even in the presence of faults, and the yield is maximized.
The proposed algorithm has been evaluated using several benchmarks and compared to the results of a Simulated Annealing metaheuristic.
Language: | English |
---|---|
Publisher: | IEEE |
Year: | 2016 |
Pages: | 618-623 |
Proceedings: | 19th Conference and Exhibition on Design, Automation and Test in Europe Conference and ExhibitionDesign, Automation, and Test in Europe |
ISBN: | 1467392286 , 3981537076 , 9781467392280 and 9783981537079 |
ISSN: | 19429401 , 15301591 and 15581101 |
Types: | Conference paper |
ORCIDs: | Pop, Paul |
Biological system modeling Fault tolerant systems GRASP Microvalves Mixers Moore's law Redundancy biochemical applications biochips design biological techniques fault tolerance fault tolerant architectures fault tolerant flow based biochips flow based microfluidic biochips greedy algorithms greedy randomized adaptive search procedure integrated circuit design lab-on-a-chip microfluidics simulated annealing simulated annealing metaheuristic